Ultra low power capless LDO with dynamic biasing of derivative feedback
نویسندگان
چکیده
In this paper, a low power, output-capacitor-free, low-dropout regulator (LDO) is proposed with a new dynamic biased, multiloop feedback strategy. Initially, a theoretical macromodel is presented based on the analogy between the capless LDO and the mechanical non-linear harmonic oscillator, enabling to shed new light on the non-linear amplification, dynamic and adaptive biasing techniques used in the multiloop feedback LDO control in the large signal context. To implement some of the unexplored abilities of this model the new capless LDO topology is proposed. The output class AB stage of the error amplifier and the non-linear derivative current amplifier of the LDO feedback loop ensure dynamical extended close-loop bandwidth gain and dynamical damping enhancement for fast load and line LDO transients. Using the new dynamic biasing of the derivative loop, an improvement is obtained in the derivative sensing of the fast output voltage variations, enabling a significant enhancement in the transient response of the capless LDO. The proposed LDO, designed for a maximum current of 50 mA in UMC RF 1P8M 0.13 mm, requires a quiescent current of only 4.1 mA and presents excellent transient response when compared to the state-of-the-art. & 2012 Elsevier Ltd. All rights reserved.
منابع مشابه
Ultra Low Power Capless Low-Dropout Voltage Regulator
Modern power management System-on-a-Chip (SoC) design demands for fully integrated solutions in order to decrease certain costly features such as the total chip area and the power consumption while maintaining or increasing the fast transient response to signal variations. Low-Dropout (LDO) voltage regulators, as power management devices, must comply with these recent technological and industri...
متن کاملA low-power fast transient output capacitor-free adaptively biased LDO based on slew rate enhancement for SoC applications
In this paper, a highly efficient and fast transient output capacitor-free low-dropout regulator (LDO) presented. The proposed LDO architecture is based on differential transconductance amplifiers pairing with push–pull stage to enable effective output driving capability. The slew rate at the gate of the output transistor ðSRGÞ is further enhanced by common mode-feedback (CMFB) resistors and a ...
متن کامل0.5-V Input Digital Low-Dropout Regulator (LDO) with 98.7% Current Efficiency in 65 nm CMOS
In this paper, Digital Low Dropout Regulator (LDO) is proposed to provide the low noise and tunable power supply voltage to the 0.5-V near-threshold logic circuits. Because the conventional LDO feedback-controlled by the operational amplifier fail to operate at 0.5 V, the digital LDO eliminates all analog circuits and is controlled by digital circuits, which enables the 0.5-V operation. The dev...
متن کاملHigh PSRR Low Drop-out Voltage Regulator (LDO)
In order to solve the stability problems and increase the PSRR performance of the Low Drop-out Voltage (LDO) a novel technique is presented. The main purpose of this work was to obtain a high PSRR, high power efficiency with a low load current. To achieve this, several techniques such as Nested Miller Compensation (NMC), Pole-Zero Tracking Frequency Compensation (PZTFC) and Single Miller Compen...
متن کاملAn Ultra-Low Quiescent Current CMOS Low-Dropout Regulator with Small Output Voltage Variations
An ultra-low quiescent current low-dropout regulator with small output voltage variations and improved load regulation is presented in this paper. It makes use of dynamically-biased shunt feedback as the buffer stage and the LDO regulator can be stable for all load conditions. The proposed structure also employs a momentarily current-boosting circuit to reduce the output voltage to the normal v...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Microelectronics Journal
دوره 44 شماره
صفحات -
تاریخ انتشار 2013